You are here

Cyclic Redundancy Check (CRC) | Cypress Semiconductor

Cyclic Redundancy Check (CRC)

Last Updated: 
Feb 26, 2018
  • 1 to 64 bits
  • Time Division Multiplexing mode
  • Requires clock and data for serial bit stream input
  • Serial data in, parallel result
  • Standard [CRC-1 (parity bit), CRC-4 (ITU-T G.704), CRC-5-USB, etc.] or custom polynomial
  • Standard or custom seed value
  • Enable input provides synchronized operation with other components
Symbol Diagram
Comparator Diagram

General Description

The default use of the Cyclic Redundancy Check (CRC) component is to compute the CRC from a serial bit stream of any length. The input data is sampled on the rising edge of the data clock. The CRC value is reset to 0 before starting or can optionally be seeded with an initial value. On completion of the bitstream, the computed CRC value may be read out.

Translated documents are for reference only. We recommend that you refer to the English-language version of a document if you are engaged in development of a design.